How to use the skidl.Pin.BIDIR function in skidl

To help you get started, we’ve selected a few skidl examples, based on popular ways it is used in public projects.

Secure your code as it's written. Use Snyk Code to scan source code in minutes - no build needed - and fix issues immediately.

github xesscorp / skidl / skidl / libs / valves_sklib.py View on Github external
Pin(num='5',name='F+,G3',func=Pin.PWRIN,do_erc=True)]),
        Part(name='EABC80',dest=TEMPLATE,tool=SKIDL,keywords='diode triode valve',description='triple diode triode',ref_prefix='U',num_units=4,fplist=['VALVE*NOVAL*P*'],do_erc=True,aliases=['6AK8', '9AK8', 'PABC80', 'UABC80'],pins=[
            Pin(num='2',name='A2',func=Pin.OUTPUT,do_erc=True),
            Pin(num='3',name='K',do_erc=True),
            Pin(num='1',name='A1',do_erc=True),
            Pin(num='6',name='A3',func=Pin.OUTPUT,do_erc=True),
            Pin(num='7',name='K',do_erc=True),
            Pin(num='7',name='K',do_erc=True),
            Pin(num='8',name='G',do_erc=True),
            Pin(num='9',name='A2',func=Pin.OUTPUT,do_erc=True),
            Pin(num='4',name='F1',do_erc=True),
            Pin(num='5',name='F2',do_erc=True)]),
        Part(name='EC92',dest=TEMPLATE,tool=SKIDL,keywords='triode valve',description='single triode',ref_prefix='U',num_units=2,fplist=['VALVE*MINI*P*'],do_erc=True,pins=[
            Pin(num='1',name='A',func=Pin.OUTPUT,do_erc=True),
            Pin(num='6',name='G',do_erc=True),
            Pin(num='7',name='K',func=Pin.BIDIR,do_erc=True),
            Pin(num='3',name='F1',func=Pin.PWRIN,do_erc=True),
            Pin(num='4',name='F2',func=Pin.PWRIN,do_erc=True)]),
        Part(name='ECC81',dest=TEMPLATE,tool=SKIDL,keywords='triode valve',description='double triode',ref_prefix='U',num_units=3,fplist=['VALVE*NOVAL*P*'],do_erc=True,aliases=['ECC83'],pins=[
            Pin(num='6',name='A',func=Pin.OUTPUT,do_erc=True),
            Pin(num='7',name='G',do_erc=True),
            Pin(num='8',name='K',func=Pin.BIDIR,do_erc=True),
            Pin(num='1',name='A',func=Pin.OUTPUT,do_erc=True),
            Pin(num='2',name='G',do_erc=True),
            Pin(num='3',name='K',func=Pin.BIDIR,do_erc=True),
            Pin(num='4',name='F1',func=Pin.PWRIN,do_erc=True),
            Pin(num='5',name='F1',func=Pin.PWRIN,do_erc=True),
            Pin(num='9',name='F2',func=Pin.PWRIN,do_erc=True)]),
        Part(name='ECC88',dest=TEMPLATE,tool=SKIDL,keywords='triode valve',description='double triode, low-noise',ref_prefix='U',num_units=3,fplist=['VALVE*NOVAL*P*'],do_erc=True,pins=[
            Pin(num='1',name='A',func=Pin.OUTPUT,do_erc=True),
            Pin(num='2',name='G',do_erc=True),
            Pin(num='3',name='K',func=Pin.BIDIR,do_erc=True),
github xesscorp / skidl / skidl / libs / Altera_sklib.py View on Github external
Pin(num='19',name='IO8',do_erc=True)]),
        Part(name='EP320',dest=TEMPLATE,tool=SKIDL,keywords='EPLD',description='EPLD',ref_prefix='U',num_units=1,do_erc=True,pins=[
            Pin(num='1',name='CK/IN',do_erc=True),
            Pin(num='2',name='IN2',do_erc=True),
            Pin(num='3',name='IN3',do_erc=True),
            Pin(num='4',name='IN4',do_erc=True),
            Pin(num='5',name='IN5',do_erc=True),
            Pin(num='6',name='IN6',do_erc=True),
            Pin(num='7',name='IN7',do_erc=True),
            Pin(num='8',name='IN8',do_erc=True),
            Pin(num='9',name='IN9',do_erc=True),
            Pin(num='10',name='GND',func=Pin.PWRIN,do_erc=True),
            Pin(num='20',name='VDD',func=Pin.PWRIN,do_erc=True),
            Pin(num='11',name='I/O11',func=Pin.BIDIR,do_erc=True),
            Pin(num='12',name='I/O12',func=Pin.BIDIR,do_erc=True),
            Pin(num='13',name='I/O13',func=Pin.BIDIR,do_erc=True),
            Pin(num='14',name='I/O14',func=Pin.BIDIR,do_erc=True),
            Pin(num='15',name='I/O15',func=Pin.BIDIR,do_erc=True),
            Pin(num='16',name='I/O16',func=Pin.BIDIR,do_erc=True),
            Pin(num='17',name='I/O17',func=Pin.BIDIR,do_erc=True),
            Pin(num='18',name='I/O18',func=Pin.BIDIR,do_erc=True),
            Pin(num='19',name='I/O19',func=Pin.BIDIR,do_erc=True)]),
        Part(name='EP600',dest=TEMPLATE,tool=SKIDL,keywords='EPLD',description='EPLD',ref_prefix='U',num_units=1,do_erc=True,pins=[
            Pin(num='1',name='CLK1',do_erc=True),
            Pin(num='2',name='IN2',do_erc=True),
            Pin(num='3',name='I/O3',func=Pin.PASSIVE,do_erc=True),
            Pin(num='4',name='I/O4',func=Pin.PASSIVE,do_erc=True),
            Pin(num='5',name='I/O5',func=Pin.PASSIVE,do_erc=True),
            Pin(num='6',name='I/O6',func=Pin.PASSIVE,do_erc=True),
            Pin(num='7',name='I/O7',func=Pin.PASSIVE,do_erc=True),
            Pin(num='8',name='I/O8',func=Pin.PASSIVE,do_erc=True),
            Pin(num='9',name='I/O9',func=Pin.PASSIVE,do_erc=True),
github xesscorp / skidl / skidl / libs / Xicor_sklib.py View on Github external
Pin(num='9',name='RH0',func=Pin.PASSIVE,do_erc=True),
            Pin(num='10',name='RW0',func=Pin.PASSIVE,do_erc=True),
            Pin(num='20',name='RW2',func=Pin.PASSIVE,do_erc=True),
            Pin(num='21',name='RH2',func=Pin.PASSIVE,do_erc=True),
            Pin(num='12',name='~WP',do_erc=True),
            Pin(num='22',name='RL2',func=Pin.PASSIVE,do_erc=True),
            Pin(num='15',name='RL1',func=Pin.PASSIVE,do_erc=True),
            Pin(num='16',name='RH1',func=Pin.PASSIVE,do_erc=True),
            Pin(num='17',name='RW1',func=Pin.PASSIVE,do_erc=True)]),
        Part(name='X9258-PART',dest=TEMPLATE,tool=SKIDL,description='X9258, Quad 50k Digital Potentiometer, 256 steps, TSSOP-24/SOIC-24',ref_prefix='U',num_units=5,fplist=['SOIC*7.5x15.4mm*Pitch1.27mm*', 'TSSOP*4.4x7.8mm*Pitch0.65mm*'],do_erc=True,pins=[
            Pin(num='2',name='A0',do_erc=True),
            Pin(num='6',name='V+',func=Pin.PASSIVE,do_erc=True),
            Pin(num='7',name='VCC',func=Pin.PWRIN,do_erc=True),
            Pin(num='11',name='A2',do_erc=True),
            Pin(num='12',name='~WP',do_erc=True),
            Pin(num='13',name='SDA',func=Pin.BIDIR,do_erc=True),
            Pin(num='23',name='SCL',do_erc=True),
            Pin(num='14',name='A1',do_erc=True),
            Pin(num='24',name='A3',do_erc=True),
            Pin(num='18',name='VSS',func=Pin.PWRIN,do_erc=True),
            Pin(num='19',name='V-',func=Pin.PASSIVE,do_erc=True),
            Pin(num='8',name='RL0',func=Pin.PASSIVE,do_erc=True),
            Pin(num='9',name='RH0',func=Pin.PASSIVE,do_erc=True),
            Pin(num='10',name='RW0',func=Pin.PASSIVE,do_erc=True),
            Pin(num='15',name='RL1',func=Pin.PASSIVE,do_erc=True),
            Pin(num='16',name='RH1',func=Pin.PASSIVE,do_erc=True),
            Pin(num='17',name='RW1',func=Pin.PASSIVE,do_erc=True),
            Pin(num='20',name='RW2',func=Pin.PASSIVE,do_erc=True),
            Pin(num='21',name='RH2',func=Pin.PASSIVE,do_erc=True),
            Pin(num='22',name='RL2',func=Pin.PASSIVE,do_erc=True),
            Pin(num='3',name='RW3',func=Pin.PASSIVE,do_erc=True),
            Pin(num='4',name='RH3',func=Pin.PASSIVE,do_erc=True),
github xesscorp / skidl / skidl / libs / memory_sklib.py View on Github external
Pin(num='J8',name='VCC',func=Pin.PWRIN,do_erc=True),
            Pin(num='K8',name='A18',do_erc=True)]),
        Part(name='AS6C1616',dest=TEMPLATE,tool=SKIDL,keywords='memory SRAM',description='1024k x 16 bit low power CMOS SRAM',ref_prefix='U',num_units=1,fplist=['TSOP*12x18.4mm*Pitch0.5mm*'],do_erc=True,pins=[
            Pin(num='1',name='A15',do_erc=True),
            Pin(num='2',name='A14',do_erc=True),
            Pin(num='3',name='A13',do_erc=True),
            Pin(num='4',name='A12',do_erc=True),
            Pin(num='5',name='A11',do_erc=True),
            Pin(num='6',name='A10',do_erc=True),
            Pin(num='7',name='A9',do_erc=True),
            Pin(num='8',name='A8',do_erc=True),
            Pin(num='9',name='A19',do_erc=True),
            Pin(num='10',name='NC',func=Pin.NOCONNECT,do_erc=True),
            Pin(num='20',name='A5',do_erc=True),
            Pin(num='30',name='DQ8',func=Pin.BIDIR,do_erc=True),
            Pin(num='40',name='DQ5',func=Pin.BIDIR,do_erc=True),
            Pin(num='11',name='WE#',do_erc=True),
            Pin(num='21',name='A4',do_erc=True),
            Pin(num='31',name='DQ1',func=Pin.BIDIR,do_erc=True),
            Pin(num='41',name='DQ13',func=Pin.BIDIR,do_erc=True),
            Pin(num='12',name='CE2',do_erc=True),
            Pin(num='22',name='A3',do_erc=True),
            Pin(num='32',name='DQ9',func=Pin.BIDIR,do_erc=True),
            Pin(num='42',name='DQ6',func=Pin.BIDIR,do_erc=True),
            Pin(num='13',name='NC',func=Pin.NOCONNECT,do_erc=True),
            Pin(num='23',name='A2',do_erc=True),
            Pin(num='33',name='DQ2',func=Pin.BIDIR,do_erc=True),
            Pin(num='43',name='DQ14',func=Pin.BIDIR,do_erc=True),
            Pin(num='14',name='UB#',do_erc=True),
            Pin(num='24',name='A1',do_erc=True),
            Pin(num='34',name='DQ10',func=Pin.BIDIR,do_erc=True),
            Pin(num='44',name='DQ7',func=Pin.BIDIR,do_erc=True),
github xesscorp / skidl / skidl / libs / microcontrollers_sklib.py View on Github external
from skidl import SKIDL, TEMPLATE, Part, Pin, SchLib

SKIDL_lib_version = '0.0.1'

microcontrollers = SchLib(tool=SKIDL).add_parts(*[
        Part(name='ADUC816',dest=TEMPLATE,tool=SKIDL,keywords='8051 CORE MCU ADC DAC',description='8KB Flash, 256B SRAM, 640B EEPROM, 16-bit ADC, 12-bit DAC, MQFP-52',ref_prefix='U',num_units=1,fplist=['MQFP*'],do_erc=True,pins=[
            Pin(num='1',name='P1.0(T2)',func=Pin.BIDIR,do_erc=True),
            Pin(num='2',name='P1.1(T2EX)',func=Pin.BIDIR,do_erc=True),
            Pin(num='3',name='P1.2(DAC/IEXC1)',func=Pin.BIDIR,do_erc=True),
            Pin(num='4',name='P1.3(AIN5/IEXC2)',func=Pin.BIDIR,do_erc=True),
            Pin(num='5',name='AVDD',func=Pin.PWRIN,do_erc=True),
            Pin(num='6',name='AGND',func=Pin.PWRIN,do_erc=True),
            Pin(num='7',name='REF-',func=Pin.PASSIVE,do_erc=True),
            Pin(num='8',name='REF+',func=Pin.PASSIVE,do_erc=True),
            Pin(num='9',name='P1.4(AIN1)',do_erc=True),
            Pin(num='10',name='P1.5(AIN2)',do_erc=True),
            Pin(num='20',name='DVDD',func=Pin.PWRIN,do_erc=True),
            Pin(num='30',name='(A10)P2.2',func=Pin.BIDIR,do_erc=True),
            Pin(num='40',name='~EA~',func=Pin.BIDIR,do_erc=True),
            Pin(num='50',name='(AD5)P0.5',func=Pin.TRISTATE,do_erc=True),
            Pin(num='11',name='P1.6(AIN3)',do_erc=True),
            Pin(num='21',name='DGND',func=Pin.PWRIN,do_erc=True),
            Pin(num='31',name='(A11)P2.3',func=Pin.BIDIR,do_erc=True),
github xesscorp / skidl / skidl / libs / RFSolutions_sklib.py View on Github external
from skidl import SKIDL, TEMPLATE, Part, Pin, SchLib

SKIDL_lib_version = '0.0.1'

RFSolutions = SchLib(tool=SKIDL).add_parts(*[
        Part(name='ZETA-433-SO',dest=TEMPLATE,tool=SKIDL,keywords='RF TRANSCEIVER MODULE',description='FM ZETA TRANSCEIVER MODULE, OPTIMISED FOR 433MHZ',ref_prefix='U',num_units=1,do_erc=True,aliases=['ZETA-868-SO', 'ZETA-915-SO'],pins=[
            Pin(num='1',name='ANT',func=Pin.BIDIR,do_erc=True),
            Pin(num='2',name='GND',func=Pin.PWRIN,do_erc=True),
            Pin(num='3',name='SDN',do_erc=True),
            Pin(num='4',name='VCC',func=Pin.PWRIN,do_erc=True),
            Pin(num='5',name='IRQ',func=Pin.OUTPUT,do_erc=True),
            Pin(num='6',name='NC',func=Pin.NOCONNECT,do_erc=True),
            Pin(num='7',name='GPIO1',func=Pin.BIDIR,do_erc=True),
            Pin(num='8',name='GPIO2',func=Pin.BIDIR,do_erc=True),
            Pin(num='9',name='SCLK',do_erc=True),
            Pin(num='10',name='SDI',do_erc=True),
            Pin(num='11',name='SDO',do_erc=True),
            Pin(num='12',name='SEL',do_erc=True)])])
github xesscorp / skidl / skidl / libs / modules_sklib.py View on Github external
from skidl import SKIDL, TEMPLATE, Part, Pin, SchLib

SKIDL_lib_version = '0.0.1'

modules = SchLib(tool=SKIDL).add_parts(*[
        Part(name='Arduino_Nano_v3.x',dest=TEMPLATE,tool=SKIDL,keywords='Arduino nano microcontroller module USB',description='Arduino Nano v3.x',ref_prefix='A',num_units=1,fplist=['Arduino*Nano*'],do_erc=True,aliases=['Arduino_Nano_v2.x'],pins=[
            Pin(num='1',name='D1/TX',func=Pin.BIDIR,do_erc=True),
            Pin(num='2',name='D0/RX',func=Pin.BIDIR,do_erc=True),
            Pin(num='3',name='RESET',do_erc=True),
            Pin(num='4',name='GND',func=Pin.PWRIN,do_erc=True),
            Pin(num='5',name='D2',func=Pin.BIDIR,do_erc=True),
            Pin(num='6',name='D3',func=Pin.BIDIR,do_erc=True),
            Pin(num='7',name='D4',func=Pin.BIDIR,do_erc=True),
            Pin(num='8',name='D5',func=Pin.BIDIR,do_erc=True),
            Pin(num='9',name='D6',func=Pin.BIDIR,do_erc=True),
            Pin(num='10',name='D7',func=Pin.BIDIR,do_erc=True),
            Pin(num='20',name='A1',func=Pin.BIDIR,do_erc=True),
            Pin(num='30',name='VIN',func=Pin.PWRIN,do_erc=True),
            Pin(num='11',name='D8',func=Pin.BIDIR,do_erc=True),
            Pin(num='21',name='A2',func=Pin.BIDIR,do_erc=True),
            Pin(num='12',name='D9',func=Pin.BIDIR,do_erc=True),
            Pin(num='22',name='A3',func=Pin.BIDIR,do_erc=True),
            Pin(num='13',name='D10',func=Pin.BIDIR,do_erc=True),
            Pin(num='23',name='A4',func=Pin.BIDIR,do_erc=True),
github xesscorp / skidl / skidl / libs / NXP_sklib.py View on Github external
Pin(num='19',name='SDA',func=Pin.BIDIR,do_erc=True)]),
        Part(name='PCA9544APW',dest=TEMPLATE,tool=SKIDL,keywords='i2c multiplexer',description='4-channel I2C-bus multiplexer with interrupt logic, TSSOP20 package',ref_prefix='U',num_units=1,fplist=['TSSOP*4.4x6.5mm*Pitch0.65mm*'],do_erc=True,pins=[
            Pin(num='1',name='A0',do_erc=True),
            Pin(num='2',name='A1',do_erc=True),
            Pin(num='3',name='A2',do_erc=True),
            Pin(num='4',name='~INT0',do_erc=True),
            Pin(num='5',name='SD0',func=Pin.BIDIR,do_erc=True),
            Pin(num='6',name='SC0',func=Pin.BIDIR,do_erc=True),
            Pin(num='7',name='~INT1',do_erc=True),
            Pin(num='8',name='SD1',func=Pin.BIDIR,do_erc=True),
            Pin(num='9',name='SC1',func=Pin.BIDIR,do_erc=True),
            Pin(num='10',name='VSS',func=Pin.PWRIN,do_erc=True),
            Pin(num='20',name='VDD',func=Pin.PWRIN,do_erc=True),
            Pin(num='11',name='~INT2',do_erc=True),
            Pin(num='12',name='SD2',func=Pin.BIDIR,do_erc=True),
            Pin(num='13',name='SC2',func=Pin.BIDIR,do_erc=True),
            Pin(num='14',name='~INT3',do_erc=True),
            Pin(num='15',name='SD3',func=Pin.BIDIR,do_erc=True),
            Pin(num='16',name='SC3',func=Pin.BIDIR,do_erc=True),
            Pin(num='17',name='~INT',func=Pin.OPENCOLL,do_erc=True),
            Pin(num='18',name='SCL',func=Pin.BIDIR,do_erc=True),
            Pin(num='19',name='SDA',func=Pin.BIDIR,do_erc=True)]),
        Part(name='PCA9685BS',dest=TEMPLATE,tool=SKIDL,keywords='PWM LED driver I2C QFN',description='16-channel 12-bit PWM Fm+ I2C-bus LED controller RGBA QFN',ref_prefix='U',num_units=1,fplist=['QFN*6x6mm*Pitch0.65mm*'],do_erc=True,pins=[
            Pin(num='1',name='A0',do_erc=True),
            Pin(num='2',name='A1',do_erc=True),
            Pin(num='3',name='A2',do_erc=True),
            Pin(num='4',name='A3',do_erc=True),
            Pin(num='5',name='A4',do_erc=True),
            Pin(num='6',name='OUT0',func=Pin.OPENCOLL,do_erc=True),
            Pin(num='7',name='OUT1',func=Pin.OPENCOLL,do_erc=True),
            Pin(num='8',name='OUT2',func=Pin.OPENCOLL,do_erc=True),
            Pin(num='9',name='OUT3',func=Pin.OPENCOLL,do_erc=True),
github xesscorp / skidl / skidl / libs / hc11_sklib.py View on Github external
from skidl import SKIDL, TEMPLATE, Part, Pin, SchLib

SKIDL_lib_version = '0.0.1'

hc11 = SchLib(tool=SKIDL).add_parts(*[
        Part(name='MC68HC11A8CC',dest=TEMPLATE,tool=SKIDL,keywords='HC11 MCU Microcotroller',description='8K ROM, 256B RAM, 512B EEPROM',ref_prefix='U',num_units=1,do_erc=True,aliases=['MC68HC11A7CC', 'MC68HC11A1CC', 'MC68HC11A0CC'],pins=[
            Pin(num='1',name='VSS',func=Pin.PWRIN,do_erc=True),
            Pin(num='2',name='MODB',do_erc=True),
            Pin(num='3',name='MODA',func=Pin.BIDIR,do_erc=True),
            Pin(num='4',name='AS',func=Pin.OUTPUT,do_erc=True),
            Pin(num='5',name='E',func=Pin.OUTPUT,do_erc=True),
            Pin(num='6',name='R/W',func=Pin.OUTPUT,do_erc=True),
            Pin(num='7',name='EXTAL',do_erc=True),
            Pin(num='8',name='XTAL',func=Pin.OUTPUT,do_erc=True),
            Pin(num='9',name='AD0/PC0',func=Pin.BIDIR,do_erc=True),
            Pin(num='10',name='AD1/PC1',func=Pin.BIDIR,do_erc=True),
            Pin(num='20',name='RXD/PD0',func=Pin.BIDIR,do_erc=True),
            Pin(num='30',name='PA4',func=Pin.OUTPUT,do_erc=True),
            Pin(num='40',name='A10/PB2',func=Pin.OUTPUT,do_erc=True),
            Pin(num='50',name='PE7',do_erc=True),
            Pin(num='11',name='AD2/PC2',func=Pin.BIDIR,do_erc=True),
            Pin(num='21',name='TXD/PD1',func=Pin.BIDIR,do_erc=True),
            Pin(num='31',name='PA3',func=Pin.OUTPUT,do_erc=True),
            Pin(num='41',name='A9/PB1',func=Pin.OUTPUT,do_erc=True),
            Pin(num='51',name='VRL',do_erc=True),
github xesscorp / skidl / skidl / libs / Xicor_sklib.py View on Github external
from skidl import SKIDL, TEMPLATE, Part, Pin, SchLib

SKIDL_lib_version = '0.0.1'

Xicor = SchLib(tool=SKIDL).add_parts(*[
        Part(name='X9118',dest=TEMPLATE,tool=SKIDL,keywords='digital potentiometer',description='100k Digital Potentiometer, 1024 steps, TSSOP-14',ref_prefix='U',num_units=1,fplist=['TSSOP*4.4x5mm*Pitch0.65mm*'],do_erc=True,pins=[
            Pin(num='1',name='V+',func=Pin.PASSIVE,do_erc=True),
            Pin(num='3',name='A0',do_erc=True),
            Pin(num='4',name='SCL',do_erc=True),
            Pin(num='6',name='SDA',func=Pin.BIDIR,do_erc=True),
            Pin(num='7',name='VSS',func=Pin.PWRIN,do_erc=True),
            Pin(num='8',name='V-',func=Pin.PASSIVE,do_erc=True),
            Pin(num='9',name='A1',do_erc=True),
            Pin(num='14',name='VCC',func=Pin.PWRIN,do_erc=True),
            Pin(num='5',name='~WP',do_erc=True),
            Pin(num='11',name='RW0',func=Pin.PASSIVE,do_erc=True),
            Pin(num='12',name='RH0',func=Pin.PASSIVE,do_erc=True),
            Pin(num='13',name='RL0',func=Pin.PASSIVE,do_erc=True)]),
        Part(name='X9250',dest=TEMPLATE,tool=SKIDL,description='Quad 100k Digital Potentiometer, 256 steps, TSSOP-24/SOIC-24',ref_prefix='U',num_units=1,fplist=['SOIC*7.5x15.4mm*Pitch1.27mm*', 'TSSOP*4.4x7.8mm*Pitch0.65mm*'],do_erc=True,pins=[
            Pin(num='2',name='A0',do_erc=True),
            Pin(num='6',name='V+',func=Pin.PASSIVE,do_erc=True),
            Pin(num='7',name='VCC',func=Pin.PWRIN,do_erc=True),
            Pin(num='11',name='~CS',do_erc=True),
            Pin(num='13',name='SIN',do_erc=True),
            Pin(num='23',name='SCL',do_erc=True),
            Pin(num='14',name='A1',do_erc=True),